Forum Discussion

Honored Contributor

15 years ago

Why i can not setting for PLL?

hi everybody, I have project with FPGA board DE2, cyclone 2 EP2C35F672C6. But when i config for PLL in megafunction it is error. Why??? This is the step that i confog for my PLL.

PLL error.zip280 KB

Altera_Forum

Honored Contributor

15 years ago

Hello,

PLLs have limitations.

You are requesting a PLL that takes a 50 MHz clock input and produces both a 500 MHz output and a 400 MHz output.

That particular combination is outside the PLL's capabilities.

More information at http://www.altera.com/literature/hb/cyc2/cyc2_cii51007.pdf

Forum Discussion

Why i can not setting for PLL?

Recent Discussions

DK-DEV-AGI027-RA QSPI Verification Fails

Cyclone 5 SoC FPGA Bank Supply Prerequisite

AGILEX 5 Migration issue

To INTEL - Request for Compliance Data from Analog Devices, Inc

Arria 10 GX RX max intra-differential pair skew