Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

vhdl

i have a vhdl code and a verilog code for a game.can i use both in the same project and how can i couple them? thx.
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

--- Quote Start ---

thx a lot.....................i have a little question:

i want to display a variable with display function e.g $display("%d",a); but this don't work. the error is: Error (10170): Verilog HDL syntax error at main.v(4) near text "$display"; expecting an identifier, or "endmodule", or a parallel statement and i close the module

--- Quote End ---

Hi,

you have to keep in mind that some of the Verilog construct are only useable in testbenches e.g. $display. Your verilog files for the design could only use construct,

which could be translated in HW.

Kind regards

GPK