Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

[VHDL] Problem with signal type "std_logic_vector(0 downto 0)"

Hello, I use IP module, where data bus width is set to '1'. In VHDL code it is declared as type "std_logic_vector(0 downto 0)", but for compiler this is not the same as "std_logic", type of sig...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

--- Quote Start ---

You can keep it as std_logic_vector and access your variable using parenthesis : data(0), no ?

--- Quote End ---

It's working. I tried data(0 downto 0) and it failed, but data(0) is ok.

Thanks!