[VHDL] Problem with signal type "std_logic_vector(0 downto 0)"

Hello, I use IP module, where data bus width is set to '1'. In VHDL code it is declared as type "std_logic_vector(0 downto 0)", but for compiler this is not the same as "std_logic", type of sig...