Forum Discussion

Honored Contributor

16 years ago

Using SOPC buider

Hi all, I am an undergraduate engineering student, in my university there is not a single person who has some experience using FPGA kits. My university has DE2 kits but no trained teachers to gui...

Altera_Forum

Honored Contributor

16 years ago

Try following this tutorial ftp://ftp.altera.com/up/pub/tutorials/de2/computer_organization/tut_sopc_introduction_verilog.pdf (ftp://ftp.altera.com/up/pub/tutorials/de2/computer_organization/tut_sopc_introduction_verilog.pdf).

Further you can follow this ftp://ftp.altera.com/up/pub/tutorials/de2/computer_organization/tut_embedded_programming_verilog_c_de2.pdf (ftp://ftp.altera.com/up/pub/tutorials/de2/computer_organization/tut_embedded_programming_verilog_c_de2.pdf)

Forum Discussion

Using SOPC buider

Recent Discussions

Regarding Power-Up Sequence for Agilex 5

Cyclone V SoC 5CSXC6 Series GXB Utilization and Limitations

How to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?

Agilex 3 PLL in Source Synchronous mode ?

writing a word to cfm1 using on chip flash ip on max10