Open Side Menu
Skip to contentAltera Community
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Using SOPC buider

Hi all, I am an undergraduate engineering student, in my university there is not a single person who has some experience using FPGA kits. My university has DE2 kits but no trained teachers to gui...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Try following this tutorial ftp://ftp.altera.com/up/pub/tutorials/de2/computer_organization/tut_sopc_introduction_verilog.pdf (ftp://ftp.altera.com/up/pub/tutorials/de2/computer_organization/tut_sopc_introduction_verilog.pdf).

Further you can follow this ftp://ftp.altera.com/up/pub/tutorials/de2/computer_organization/tut_embedded_programming_verilog_c_de2.pdf (ftp://ftp.altera.com/up/pub/tutorials/de2/computer_organization/tut_embedded_programming_verilog_c_de2.pdf)

Recent Discussions

  • JLee25's avatar
    Serdes Behavior
    39 minutes ago
    JLee25
  • glenenglish's avatar
    reduced VCCL_SDM, VCCPLLDIG_SDM on A5E
    Solved
    47 minutes ago
    glenenglish
  • mario's avatar
    3.3 V Connection to ADC_VREF When Replacing a MAX 10 SC Device with an SA Device
    1 hour ago
    mario
  • ndprin's avatar
    Can Agilex 3 A3CY100BM16AE7S (AXC3000) use SDM cryptographic services?
    1 hour ago
    ndprin
  • y-fujiwara's avatar
    Investigation of HIGH-Level Voltage Fluctuations on MAX 10 3.3 V LVTTL Output Signals
    1 day ago
    y-fujiwara
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo