Forum Discussion

Honored Contributor

16 years ago

Using SOPC buider

Hi all, I am an undergraduate engineering student, in my university there is not a single person who has some experience using FPGA kits. My university has DE2 kits but no trained teachers to gui...

Altera_Forum

Honored Contributor

16 years ago

Try following this tutorial ftp://ftp.altera.com/up/pub/tutorials/de2/computer_organization/tut_sopc_introduction_verilog.pdf (ftp://ftp.altera.com/up/pub/tutorials/de2/computer_organization/tut_sopc_introduction_verilog.pdf).

Further you can follow this ftp://ftp.altera.com/up/pub/tutorials/de2/computer_organization/tut_embedded_programming_verilog_c_de2.pdf (ftp://ftp.altera.com/up/pub/tutorials/de2/computer_organization/tut_embedded_programming_verilog_c_de2.pdf)

Forum Discussion

Using SOPC buider

Recent Discussions

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information