Altera_ForumHonored Contributor8 years agoUnconstrained Path in PFL IP core Hallo I am making a PFL IP core for a MAX V device. and i wrote a SDC file based on the application note 478,the PFL IP core user guide. which is available on the following link. I used table ...Show MorePFL SDC.txt4 KB
Altera_ForumHonored Contributor8 years agoi am attaching my whole project file here. maybe this helps with the settings and everythingBlock1.zip1 KB
Recent DiscussionsAbout floating voltage of the Agilex 3 power on resetLooking for the Document ID 854068Suggestion of carry chain type TDC of Cyclone 10 GX FPGA chipsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAImplementation of lower data rate.