Altera_ForumHonored Contributor8 years agoTSE & PHY configuration problem Hello there, I have an issue of using TSE on Arria 10 SoC board. I build the Ethernet system with internal loopback and all processes seem correct and perfectly work. my issue is that connectio...Show More
Altera_ForumHonored Contributor8 years agoYeah, you are totally right. How I missed this point! Thank you very much, my friend.
Recent DiscussionsTiming Slacks inside Altera IPPart Status requestAgilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation DiscrepancyVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger