Forum Discussion
paveetirrasrie_Altera
Frequent Contributor
3 years agoHi Varban,
Thanks for confirming. Unfortunately, we don't have example design based on your requirement.
I believe you can refer to UG below. It has prompt explanation on State machine Verilog.