Forum Discussion

New Contributor

3 years ago

Triple-Speed Ethernet - Verilog TX/RX example

Dear Community, Recently I have been struggling to find a real-world Verilog example for (single) frame Ethernet TX/RX. I have successfully imported and synthesized the Triple-Speed Ethernet IP c...

paveetirrasrie_Altera

Frequent Contributor

3 years ago

Hi Varban,

Thanks for confirming. Unfortunately, we don't have example design based on your requirement.

I believe you can refer to UG below. It has prompt explanation on State machine Verilog.

https://www.intel.com/content/www/us/en/docs/programmable/683082/22-3/verilog-hdl-state-machines.html

Forum Discussion

Triple-Speed Ethernet - Verilog TX/RX example

Recent Discussions

How to Simulate the ADC IP from MAX 10

Fan for AGRW027 (Agilex 9)

IO Placement issue when using HPS EMIF (1SX165HN3F43E2VG)

LTC Connector DE10-Standard FPGA

AXI violation on H2F interface of S10