Forum Discussion

New Contributor

3 years ago

Triple-Speed Ethernet - Verilog TX/RX example

Dear Community, Recently I have been struggling to find a real-world Verilog example for (single) frame Ethernet TX/RX. I have successfully imported and synthesized the Triple-Speed Ethernet IP c...

paveetirrasrie_Altera

Frequent Contributor

3 years ago

Hi,

Good day to you.

I believe you're working with Cyclone 10 devkit with TSE IP. We do have a reference design for TSE IP. Link provided below.

Kindly do let me know if you've tried this.

https://www.intel.com/content/www/us/en/design-example/714768/cyclone-10-lp-intel-fpga-triple-speed-ethernet-and-intel-on-board-phy-chip-reference-design.html

Regards,

Pavee

Forum Discussion

Triple-Speed Ethernet - Verilog TX/RX example

Recent Discussions

How to Simulate the ADC IP from MAX 10

Fan for AGRW027 (Agilex 9)

IO Placement issue when using HPS EMIF (1SX165HN3F43E2VG)

LTC Connector DE10-Standard FPGA

AXI violation on H2F interface of S10