Timing Requirements not met

Hi All, I am using Altera CPLD "EPM7064" as a Replacement of Atmel "ATF1504" the original code was generated and tested for ATF1504 in "pro chip designer tool" using Verilog, when the same code is...