Altera_ForumHonored Contributor14 years agoTiming Jitter spec of Max 3000A We would like to implement fast-time combinational logic function using MAX3000A CPLD(EPM3032A-4). For this type of application, what is the timing jitter specification of this device with 3.3V suppl...Show More
Altera_ForumHonored Contributor14 years agoHas anyone looked into timing jitter spec of MAX 3000A CPLD?
Recent DiscussionsMAX 10 FPGA Programming Failure via JTAG – nSTATUS & CONFIG_DONE as No ConnectB32A (1591) Package Mechanical DrawingRequest for Cyclone V Pinout File InformationAgilex5 A5EB013BB23BE4S BSDLDifferent FPGA model shows: DEV-AGM039EA