timing constraints for SPI (or UART)

Hello I need a little help in writing timing constraints for a SPI interface (slave) that is part of my design. I have a 100 MHz oscillator on my board that is being multiplied by a PLL to gene...