Timing constraints for 2 clocks, phase shifted by 90 degrees

Question

Hello all,

I have a design, in which two clocks are used. One main clock and another one with 90 degree fixed phase shift. There are registers that are related to these clocks, for example regA clocked by main_clk is connected to the regB clocked by clk90.

How can I set the correct timing constraints in this case? Is there any available literature for this subject?

Thanks in advance.

altera_forum · Answer

Assuming both clocks are coming from a PLL, first create your base (reference) clock into the device. Then use derive_pll_clocks to create the clock constraints. If you're not using a PLL, you'll need to use create_generated_clock in your .sdc file. See these online trainings for details:

https://www.altera.com/support/training/catalog.html?coursetype=online&language=english&keywords=timing

(If URL doesn't work, put "timing" or "timing analyzer" in the filter.)

altera_forum · Answer

Thanks for your answer.  Do you know if I need synchronizers between these clock domains?

altera_forum · Answer

Not if you can achieve regular timing closure between the synchronous domains. The original question makes only sense if this is your intention.

altera_forum · Answer

Ok. Thanks.

Forum Discussion

Timing constraints for 2 clocks, phase shifted by 90 degrees

4 Replies

Recent Discussions

Agilex-5: WCK to CK Ratio for LPDDR5

Agilex 5: LPDDR5 T-line routing for 1CH x 32 configuration

MAX10 DDR3 Timing

Agilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When Unpowered

License Server new License File