There's minimum pulse violation for IOPLL under source synchronous operation mode

Hi, I am facing one issue when I design the source synchronous lvds project. case: quartus II : 18.0.0 standard speed : 1.6Gbps; PLL : use external PLL ref clk for PLL: 800Mhz op...

Configuration

Generic Io

RichardT_altera
1 year ago
May I know which LVDS functional mode are you using?
You will need to use the PLL compensation mode provided in the User Guide, for the corresponding LVDS functional mode.
https://www.intel.com/content/www/us/en/docs/programmable/683520/22-1-20-0-1/lvds-interface-with-external-pll-mode.html

Regards,
Richard Tan

Forum Discussion

There's minimum pulse violation for IOPLL under source synchronous operation mode

Recent Discussions

DK-DEV-AGI027-RA QSPI Verification Fails

Cyclone 5 SoC FPGA Bank Supply Prerequisite

AGILEX 5 Migration issue

To INTEL - Request for Compliance Data from Analog Devices, Inc

Arria 10 GX RX max intra-differential pair skew