The difference between the RTL level simulation and the Gate lavel simution

It's normal simulation behaviour. The fp unknown state is copy from the variable temp in your design. While the gate level simulation reflects the default power on initialisation of registers, in functional simulation all signals are considered "unknown" unless you specify an initial value or use an explicite reset. This apllies at least to the variables temp and count.