Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

test sram in nios ok,but sram can not be program memory

Hi everyone! I have a test program for sram like as follows: alt_u16 *temp=SRAM_16BIT_512K_BASE; alt_u16 i=0; alt_u16 data[100]; int main(void) { for(i=100;i<200;i++) { *(te...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Yes, I think it is extremely unlikely that the pll part of the FPGA fails alone. The problem must come from somewhere else.