Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorsystem verilog vs verilog
What is the difference between system verilog and verilog. If you try and compile a verilog file with this inside of it for example: module hello; initial $display("Hello world"); endm...
Altera_ForumHonored Contributor
Honored ContributorThe HDL language formerly known as Verilog is now part of the SystemVerilog standard.
SystemVerilog is a much improved language, having borrowed some of the good stuff from VHDL, and adding more complete/complex assertion/verification features. Quartus and Modelsim have been happy with the code I've thrown at them so far. If you call all of your Verilog code SystemVerilog, and perhaps update always statements to use the stricter (the compiler can do better checking) always_ff, always_comb, etc. I don't think you'll have any problems. Cheers, Dave
