Synthesis with input pin mode constrain

If you tie the input to the logic then the synthesis tool should strip out any unused logic.

What language are you using?

If you're using VHDL then you could use two different architectures - just let the user compile the one they want.

You could also use a generic rather than an input port and use "if condition generate" around a block of code to incorporate one block or the other.