Stratix V PLL Location Congestion

Hi, I'm working on a design based around a Stratix V GS D6 FPGA. In the design there are two UniPHY memory controllers being implemented on the bottom of the chip. These two controllers will ru...