Altera_Forum
Honored Contributor
17 years agoStratix III DPA lock behaviour
Hello,
I've got some questions regarding the lock behaviour of Stratix III alt_lvds blocks (with internal PLL): 1. Simulation: Simulating these blocks shows that the DPA lock pin is asserted right after the the block's reset is deasserted (no high low transitions in receiver input!). Is this a general misbehaviour of the simulation model? 2. In hardware: Setting up a small testdesign with a loopback outside the FPGA (with coax cables) shows that the DPA circuit also locks if the receiver inputs are tied to ground (LVDS: positive and negative input tied to ground) and no transitions occur on the input pins. Is this behaviour really correct? Could anyone of you confirm this? Based on these two questions: How can I be sure that the DPA circuitry is really correctly locked? kind regards, emanuel