Stratix 10 E-tile Transceiver Native PHY : What is defination of PMA adaptaion parameters?

Question

Please give help to  know the defination of PMA adaptation paramters .
GS1,GS2,RF_B1,RF_B0,RF_A,RF_P2,RF_P1,RF_P0,RF_B0T,RF_P1_MAX,etc.

There is link fault on low data rate (2.4Gbps~4.98Gbps,9.8Gbps can link up),the signal rx_is _lockedtodata could not  assert stably, So which reasons could make the link fault?
And whether does it has some help to link fault by  adjusting those PMA adaption parameters manually(beacuse it  could not link up after inital adaption).
 
Thank you, BR!

kshitij_intel · Answer

Hi,We can't disclose this information as we are legally not allowed to share more information on this. Please refer to https://www.intel.com/content/www/us/en/docs/programmable/683723/current/pma-adaptation-parameters.htmlThank youKshitij Goel

kshitij_intel · Answer

Hi,Please try with the Initial adaption as it is mandatory for E-tile devices.Thank youKshitij Goel

s10user · Answer

Hi,

Thanks for your reply.

I have used the Initial adaption for PMA follow the chapter of Signal Detect Algorithm,but it can not meet the eye height(NRZ&gt;150).

Besides, for higher data rates, It can link up after Initial adaption.
So I  wan to konow that whether did it need to be optimized manually. and help to link up after manual optimization ?

Thank you
Best Regards!

s10user · Answer

Hi,

Thanks for your reply.

I have noticed this chapter and find difference with given data rates.

And I do not know whether do i need fix those below paramters only.

Looking forward to get some ideas from you.

Thank you
Best Regards!

kshitij_intel · Answer

Hi,Please check in which condition you are running the PMA Adaptation Mode. Also, ,check the PMA Initial adaptation effort status. Please refer below link for more info.https://www.intel.com/content/www/us/en/docs/programmable/683723/current/rx-adaptation-modes.htmlPlease follow the PMA Bring up flow.https://www.intel.com/content/www/us/en/docs/programmable/683723/current/pma-bring-up-flow.htmlAlso, please follow the steps to perform duplex adaptation.https://www.intel.com/content/www/us/en/docs/programmable/683723/current/duplex-adaptation-flow.htmlHope this will solve your issue.Thank youKshitij Goel

Forum Discussion

Stratix 10 E-tile Transceiver Native PHY : What is defination of PMA adaptaion parameters?

7 Replies

Recent Discussions

QSPI DDR Interface with Cyclone10LP: Maximum frequency

Agilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When Unpowered

LTC Connector DE10-Standard FPGA

System PLL of Agliex5 PCIE example design cannot be locked after configuration

MAX 10 FPGA POR trip Levsl and tRAMP