Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

SPI Slave to Avalon Master Bridge Design Example - no qsys file in zip?

Hi,

I want to modify the SPI Slave to Avalon Master Bridge Design Example for a DE1-soc board, which is located here:

https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html

(https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html)

There is no .qsys file in the .zip?

Thanks

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    8 years ago

    Hi,

    I think there is Qsys file in here - https://cloud.altera.com/devstore/platform/16.0.0/spi-slave-to-avalon-master-bridge-for-cvsx/

Recent Discussions

  • Lieven13's avatar
    Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?
    3 hours ago
    Lieven13
  • SYiwe's avatar
    System PLL of Agliex5 PCIE example design cannot be locked after configuration
    5 hours ago
    SYiwe
  • Serge93's avatar
    JTAG Chain Broken on Agilex 7-I Dev Kit
    5 hours ago
    Serge93
  • mario's avatar
    Request for Cyclone V Pinout File Information
    7 hours ago
    mario
  • MAC_Yossi's avatar
    Cyclone 10 LP's Extended Industrial parts
    8 hours ago
    MAC_Yossi
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo