Open Side Menu
Skip to contentAltera Community
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

SPI Slave to Avalon Master Bridge Design Example - no qsys file in zip?

Hi,

I want to modify the SPI Slave to Avalon Master Bridge Design Example for a DE1-soc board, which is located here:

https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html

(https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html)

There is no .qsys file in the .zip?

Thanks

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    9 years ago

    Hi,

    I think there is Qsys file in here - https://cloud.altera.com/devstore/platform/16.0.0/spi-slave-to-avalon-master-bridge-for-cvsx/

Recent Discussions

  • Yifat's avatar
    10CL080YF780I7G BSDL FILE
    1 hour ago
    Yifat
  • amolkumar's avatar
    Mentor Graphics PADS-compatible footprint/library file # A5ED065BB32AI4S
    2 hours ago
    amolkumar
  • amolkumar's avatar
    PCIe Simulation using Quartus Pro 25.1.1
    Solved
    9 hours ago
    amolkumar
  • matsu's avatar
    ModelSim-Intel FPGA Starter Edition 18.1 exits with code 211 when pressing Restart button
    9 hours ago
    matsu
  • suvarna's avatar
    10CL040YF484 Programming fails
    2 days ago
    suvarna
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo