Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

SPI Slave to Avalon Master Bridge Design Example - no qsys file in zip?

Hi,

I want to modify the SPI Slave to Avalon Master Bridge Design Example for a DE1-soc board, which is located here:

https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html

(https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html)

There is no .qsys file in the .zip?

Thanks

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    9 years ago

    Hi,

    I think there is Qsys file in here - https://cloud.altera.com/devstore/platform/16.0.0/spi-slave-to-avalon-master-bridge-for-cvsx/

Recent Discussions

  • sleh's avatar
    Looking for the Document ID 854068
    Solved
    8 hours ago
    sleh
  • Naken's avatar
    About floating voltage of the Agilex 3 power on reset
    1 day ago
    Naken
  • MinzhiWang's avatar
    Suggestion of carry chain type TDC of Cyclone 10 GX FPGA chips
    1 day ago
    MinzhiWang
  • BeJamIn's avatar
    IP components used in the design have conflicting settings. Intel PCIE Ftile MCDMA
    2 days ago
    BeJamIn
  • Varun_N_C's avatar
    Implementation of lower data rate.
    2 days ago
    Varun_N_C
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo