Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

SPI Slave to Avalon Master Bridge Design Example - no qsys file in zip?

Hi,

I want to modify the SPI Slave to Avalon Master Bridge Design Example for a DE1-soc board, which is located here:

https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html

(https://www.altera.com/support/support-resources/design-examples/intellectual-property/embedded/nios-ii/exm-spi-bridge.html)

There is no .qsys file in the .zip?

Thanks

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    8 years ago

    Hi,

    I think there is Qsys file in here - https://cloud.altera.com/devstore/platform/16.0.0/spi-slave-to-avalon-master-bridge-for-cvsx/

Recent Discussions

  • Steve9's avatar
    Agilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When Unpowered
    1 hour ago
    Steve9
  • sean793's avatar
    MAX10 Soft SERDES set_input_delay constraints
    Solved
    1 hour ago
    sean793
  • sean793's avatar
    MAX10 1.8V LVDS Output before, during, after configuration driving LVDS 1.5V VCCIO Inputs
    Solved
    1 hour ago
    sean793
  • I_like_leds_15's avatar
    Cyclone 10 LP Error Detection Timing
    Solved
    3 hours ago
    I_like_leds_15
  • mfbm's avatar
    QSPI DDR Interface with Cyclone10LP: Maximum frequency
    10 hours ago
    mfbm
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo