Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

SOPC error with pipeline bridge

Hello,

To increase my SOPC system fmax, i'm trying to use an AVALON-MM pipeline bridge between 2 masters (the NIOS cpu and a sgdma master) to interface a flash memory and a ssram memory (through a tri-state bridge).

The problem is that the 2 memories are seen with 2 base address : I got the following errors :

Error: ssram.s1: Appears at more than one address (0x06000000, 0x0a000000)

Error: ext_flash.s1: Appears at more than one address (0x04000000, 0x08000000)

Any idea ??

Thank you

2 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    Thank you VGS for your reply.

    Indeed the first Jake's method works for me. I hope this point will be fixed in futur quartus release.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    17 years ago

    I think Jake already proposed a solution there:

    http://www.alteraforum.com/forum/showthread.php?t=6112

    Quoting him:

    1 - Manually specify the base address of your pipeline bridge to be 0x00000000.

    2 - If# 1 doesn't work, manually set the base address of your pipeline bridges to match the base address of whichever component has the lowest base address on your tristate bridge.

    Does it work for you?