shahafgNew Contributor1 year agoSimulation Support for CFM Access in MAX10 Hi everyone, I'm working on a project involving Intel's MAX 10 FPGA, and I'm currently trying to simulate access to the CFM (Configuration Flash Memory) region. As far as I understand, simulation...Show More
lixyContributor1 year agoHi Shahaf, May I know why you need to simulate the CFM? Best Regards,Xiaoyan
Recent DiscussionsAgilex 5E: How to access FPGA-side EMIF DDR4 from HPS through HPS2FPGA?SolvedAXI violation on H2F interface of S10Cyclone V nRST assertion upon nPOR10AX115N3F40E2SG DDR test failSerdes Behavior