Forum Discussion

Honored Contributor

15 years ago

Signed operators in Verilog

Hello again everybody, I am trying to build a PID controller using Verilog signed operators, some up to 32 bits wide. Quartus II is doing some very strange things to my code however, remov...

Altera_Forum

Honored Contributor

15 years ago

are you getting the correct results? when multiplying by a constant, the synthesizer will optimize the multiplier which may remove some of the logic.

Forum Discussion

Signed operators in Verilog

Recent Discussions

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working

JTAG Chain Broken on Agilex 7-I Dev Kit