Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Shifts problem on simulations of design example Cyclone II ALTLVDS (External PLL)

Dear all, I am reading SERDES Transmitter/Receiver (ALTLVDS) Megafunction User Guide. In the Design Example 2: Cyclone II ALTLVDS Using External PLL Option, both functional and timing simulati...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Could you give us some notes/examples on how to do that so that we can avoid some errors?

Thank you very much!

--- Quote Start ---

Frank, you're right. There's a lot of trial-and-error involved when using C3 (soft) altlvds_rx, with bit-slipping and phase-shifting, not to mention the problems with the buffer implementation when using an odd deserialization factor. After all I managed to get it working with an aligned reference clock and a mux buffer implementation.

Regards, Ton

--- Quote End ---