SDC constrains for async static RAM

I have async static RAM with 10 ns access time. I try to read data from it in such a way, that address formed in one register, then data latched to another, both have the same clock 50 MHz (20 ns)....