Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

resource use

i used cyclone4 FPGA for my new design.but when the FPGA project is compiled ,i found that the use of the FPGA resource is 0 .what is the matter?

4 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    15 years ago

    If your design doesn't have any output (i.e. doesn't drive any signal on an output pin) it will be optimized away by Quartus.

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    15 years ago

    Or signals are stuck to Vcc or GND. (reset always active, no clock....)

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    15 years ago

    some output pins ,i have assigned value ,but some pins ,i leave them nc

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    15 years ago

    Have you got warning (or error) messages like "do not drive logics" "stuck to VCC or GND" when you compile with Quartus ?