Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

resource use

i used cyclone4 FPGA for my new design.but when the FPGA project is compiled ,i found that the use of the FPGA resource is 0 .what is the matter?
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Or signals are stuck to Vcc or GND. (reset always active, no clock....)