Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Remote System Update dilemma

Hello,

I have a problem how to apply the Remote System Update feature in my system.

Generally, my requirements are following:

- an FPGA (Cyclone III) should be configured depending on which slot a card(PCB) with the FPGA is inserted;

- there are two possible FPGA configurations - either MY_BUS master or slave;

- the configurations scheme is Active Serial, a EPCS will be used;

- it is good to have a possibility to divide EPCS flash contents into 2 parts to contain 2 configuration files. Contents of the flash would be static - there is no need to update EPCS data each time under request.

- an external micro (for example MSPx) reads the card address and depending on it decides which configuration file from the flash to choose to configure the FPGA.

And the questions are following:

1. Should I use the Remote System Update feature to meet the specified requirements?

Generally, I don't need to take a new configuration data from a remote source - I need only uP to select which configuration data form the EPCS to take. But I'm not sure whether it is possible to divide EPCS into 2 parts and have possibility to select one of them without using the ALTREMOTE_UPDATE megafunction.

2. Maybe it is simpler to use 2 different EPCS devices – each have 1 configuration data and then disable/enable an appropriate EPCS device?

3. If I have to use the Remote System Update (RSU) is it possible just to take sources of the Remote System Update Ref Design. Do I need to perform a significant reconfiguration of these sources for my case? And my configuration scheme is Active serial in comparison to the AP scheme described in the Ref Design. Does it have a big impact on the RSU logic or just PFL should be substituted by the PSL?

I believe that it is not a rare requirement that an FPGA have to reconfigure itself depending on some external circumstances and you have your own experience and can suggest what to do in my case.

Anyway, any advice is appreciated.

Thank you very much,

U.

14 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    I looked through "AN 521: Cyclone III Active Parallel Remote System Upgrade Reference note" and the reference design. Here I can see that by clickin on the RECONFIGURE button on the Cyclone III Starter kit (nConfig pin of the FPGA) it is possible to reverts back to the factory image. But I cannot see from the design block diagram that specific design component read this pin. Is it the PFL of the Remote_Update function?

    If I want to use Remote System Upgrade with Active Serial scheme, should I just substitude the Parralel Flash loader component by the serial flash loader, or I should change the User Control Logic block either?

    Thank you.

    U.

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Hi,

    Reconfiguration of FPGA depends on your choice.

    Like at power up you might be check some I/O or something using that you decided that FPGA reconfiguration is needed. Secondly after power up and if sometimes master card is damaged ( I don't now how to know master card is damaged ) then again you can reconfigure the FPGA.

    Means using Remote updated feature, you can reconfigure FPGA any time. Also you can store multiple FPGA into EPCS ( not necessary to sotre 2 image).

    Regards,

    Hardik Sheth
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    --- Quote Start ---

    Also you can store multiple FPGA into EPCS ( not necessary to sotre 2 image).

    --- Quote End ---

    What do you mean? do not understand completely
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Hi,

    Means you can store multiple FPGA images into EPCS if enough bigger in size. and you can reconfigure FGPA with any one images out of them.

    Regards,

    Hardik Sheth