Questions about RapidIO II IP core

Hello! I am trying to use Rapidio II IP core to establish SRIO communication between FPGA and DSP. Here are some questions I have met: Question 1 Are these signals used by users to tran...

paveetirrasrie_Altera
3 years ago
Hi,

Below is the answers for your questions:

Yes, those are the Pass-Through Interface Signals
The Avalon-ST pass-through interface is an optional interface that is generated when you select the Avalon-ST pass-through interface in the Transport and Maintenance page of the RapidIO II parameter editor.
Yes, only 128 bits.

For more details, please refer to Rapid IO II UG.
https://www.intel.com/content/www/us/en/docs/programmable/683444/20-3/avalon-st-pass-through-interface-91575.html

Regards,
Pavee

Forum Discussion

Questions about RapidIO II IP core

Recent Discussions

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information