Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Question on LE

Dear all, Im wondering if it is possible to have a design that actually has fewer logic gates but took up more LE than another design that has more logic gates? This is happened to my desi...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

--- Quote Start ---

Hi,

why do want to disable the optimization ? How many gates do you have in your design ?

Kind regards

GPK

--- Quote End ---

Design A has 36AND 96XOR , consumed 82 LE, while

design B has 35AND 120XOR, consumed 79 LE

i think it will be odd to report a result as such in my work.