Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Q: how to combine a Project with its modules into One file to use in another Project

Hi. I would like to combine or package a project I created and tested (in verilog) so I can use it like an IP or as a single module in another project. For example: my top level module has other modules, assignments for timing analysis (e.g. falls paths, multicycle definitions) and *.mif memory initialization file. Now I would like to use that design in a new project and be able to change and update it's *.mif file with out directly adding all of its modules and assignments.

What is a good strategy for using other projects in this way with in your current project.

Do I need Subscription version of Quartus?

Any help or hints would be greatly appreciated. Thankx.

Note: I'm using Quartus II v9.1 Web Edition and design is in Verilog.

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    No need for subscription edition.

    Just include the same file by using relative paths, (it's better than absolute, but not a hard requirement)

    Make the file parameterizeble via parameters (verilog) or generics (VHDL)

    And that is it.