Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Q: how to combine a Project with its modules into One file to use in another Project

Hi. I would like to combine or package a project I created and tested (in verilog) so I can use it like an IP or as a single module in another project. For example: my top level module has other mo...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

No need for subscription edition.

Just include the same file by using relative paths, (it's better than absolute, but not a hard requirement)

Make the file parameterizeble via parameters (verilog) or generics (VHDL)

And that is it.