PS and JTAG combination

Question

Is there any way I can combine PS configuration and JTAG into one connector only. I have very limit space and not able to consider to separate connectors for each way based on Intel cyclone IV development board design.

Thanks

anandraj_s_intel · Answer

Hi,Refer application note AN 656https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an656.pdfLet me know if this has helped resolve the issue you are facing or if you need any further assistance.RegardsAnand

anandraj_s_intel · Answer

Hi HT,Yes, We have to follow the  figure 12 of max 10 configuration user guide also refer pin connection guidelines. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_config.pdf https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/max-10/pcg-01018.pdfRegardsAnand

ht4 · Answer

Thanks Anand,

it was really helpful document.

I have one more question:

in Figure 2 in the document you sent, does not talk about pins: nCONFIG, CONF_DONE and nSTATUS connections in MAX10 configuration. I believe I should follow the figure 12 in MAX10 config document https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_config.pdf in page 35 for these pins. Is that correct?

Thanks

ht4 · Answer

I want to double check about the pin  TSRT in figure 2 AN 656. I have ignored this pin completely with my FPGA EP4CGX30. I am not sure if Intel has any other FPGA with this pin or not but I assume it is not valid for my FPGA plus I don't need to substitute it with some other pins.Many thanks

anandraj_s_intel · Answer

​Hi,Yes, you are correct. we can ignore TRST pin for EP4CGX30 FPGA.The TRST pin is an optional active-low, asynchronous reset input used for Joint Test Action Group (JTAG) boundary-scan testing (BST). While the TRST pin can be helpful in systems that use it, it is unnecessary for the successful operation of the BST circuitry in Intel devices. download cable does not use this pin.RegardsAnand

Forum Discussion

PS and JTAG combination

5 Replies

Recent Discussions

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

IBIS models GTS banks agilex 5E

Clarification on Arria 10 Design Security Features

rsu_client failing to write to slot