Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorproblem
hello i do a clock to 24 hours in vhdl. i am using cyclone 2. I do vhdl files, test them with model sim, after that the comipations goes on with warnings, but it do not work on the fpga ? why...
Altera_ForumHonored Contributor
Honored ContributorPost some code and we can have a look.
From what you say, I can only guess that you have use a bad coding style, but without seeing the code I cant say any more.
