Forum Discussion
Altera_Forum
Honored Contributor
17 years agoThe pin number AA14 of the FPGA should be connected to a logic high (or high impedance) inside the RTL, this will solve the problem.
Actually the output pin AA14 of FPGA is connected to pld_RECONFIGREQ_n input pin of configuration PLD chip. Sorry for late reply.