Altera_ForumHonored Contributor18 years agoPower on Reset & state machines Hi, I am using MAX II cplds & have a couple of questions. Can anyone explain to me what state a state machine goes into after Power-Up? if My State_type definition is this: type STATE_TYPE is (A,B...Show More
Altera_ForumHonored Contributor18 years agoSee what I said at http://www.alteraforum.com/forum/showthread.php?p=4470#post4470.
Recent DiscussionsCan you Validate MAX10 Date and Lot Code?HDMI example design errors with Agilex 7MAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0carry chain tdc