PN#A3CY135BM16AE6S (Q199154)

Question

Hi Tech,PN#A3CY135BM16AE6SI want to confirm whether this FPGA supports a separate instantiation of the LPDDR4 PHY. I want an FPGA that supports a separate instantiation of the PHY. If this part can't support it, could you recommend the part? Thanks.

adzimzm_altera · Answer

HelloCurrently there is no plan to have PHY Only mode LPDDR4 for Agilex 3 device. The plan might be changed in future.Regards,Adzim&nbsp;

farabi_altera · Answer

AdzimZM_Altera​&nbsp;

Forum Discussion

PN#A3CY135BM16AE6S (Q199154)

2 Replies

Recent Discussions

Inquiry Regarding MAX 10 TDO Output Level During JTAG Operation

HSIO Differential Clock Output VOD and VOCM

Quartus Programmer 21.1: JTAG Server Error Code 82 – Port 1309 Cannot Be Bound

Unable to Generate Valid PAM4 Eye Diagram and BER Measurements on Stratix 10 SI E-Tile Native PHY

Cannot program cyclone IV with USB blaster