please help me about the design of Arria V GX pll

Dear specialist:

My design is shown down, it can run accurately in EP3C120F484I7.

I will transplant it to 5AGXBB3D4F31I5N, I can’t determine if it may be affected by the “Fractionan PLL Phase Alignment Error” listed in <Errata Sheet for Arria V Device> .

The chip AD9653BCPZ-125 is followed by the FPGA and the FCLK is 93MHz.

Please help me&#65292;,thanks a lot https://www.alteraforum.com/forum/attachment.php?attachmentid=7547