Forum Discussion
Altera_Forum
Honored Contributor
16 years ago500 Mhz is possible only with a short data path register - mult/add - register. Practical designs typically require more, e.g. a filter with saturated arithmetic. In the present case, I don't expect an advantage from a higher clock than 100 MHz, as long as you can't multiplex arithmetic functions to be used sequentially.