Forum Discussion
Altera_Forum
Honored Contributor
16 years agoHI pancake
Unfortunately for this implementation the sample rate is the system clock rate, i.e., 100MHz on an SIII. Would creating a clock sub-domain running at 300MHz, say, for the filters be a way forward? Bye for now, Kurt