Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorPin assignment conflict with Stratix II GX
I've been working on a design project in Quartus (which I'm not extraordinarily familiar with) and am having some difficulties with assigning pinouts for a Stratix II GX on a transceiver development ...
Altera_ForumHonored Contributor
Honored ContributorI ever used the same FPGA and I remenber I set outputs of cdr(for example:rx_dataout) as virtual pins(because you only have a top design, and it is a black box), otherwise Quartus would report errors, which I didn't understand. You can try it.
