pass generic value to a vhdl file in verilog

Hey !! Does anybody know how to pass generic values to a vhdl file in verilog ? I have the following entities and instantiations: VHDL entity: entity test_interface is generic ( ...