Tom16New Contributor3 years agoParametric phase delay fpga quartusI want to generate multiple signals, and they must be phase shifted. The every phase would be calculated and have to be insert in automatically. I think about using parameters, but I don't now exactly...Show More
FarabiRegular Contributor3 years agoHello, You can use PLL to introduce phase shift delay in your signals. link : https://www.intel.com/content/www/us/en/docs/programmable/683359/17-0/altera-phase-locked-loop-ip-core-user-guide.htmlregards,Farabi
Tom16New Contributor to Farabi3 years agoBut I need signal in khz not Mhz. Is it any other way? It also can be some kind of delay.
Recent DiscussionsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10MAX10 FPGA IOs not entering Tri-state (Hi-Z)To INTEL - Request for Compliance Data from your customer