Tom16New Contributor3 years agoParametric phase delay fpga quartusI want to generate multiple signals, and they must be phase shifted. The every phase would be calculated and have to be insert in automatically. I think about using parameters, but I don't now exactly...Show More
FarabiRegular Contributor3 years agoHello, You can use PLL to introduce phase shift delay in your signals. link : https://www.intel.com/content/www/us/en/docs/programmable/683359/17-0/altera-phase-locked-loop-ip-core-user-guide.htmlregards,Farabi
Tom16New Contributor to Farabi3 years agoBut I need signal in khz not Mhz. Is it any other way? It also can be some kind of delay.
Tom16New Contributor to Farabi3 years agoBut I need signal in khz not Mhz. Is it any other way? It also can be some kind of delay.
Recent DiscussionsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredDO-254 Cyclone10LP / CycloneVDownload links not workingAgilex 5 PowerAgilex 5 Sulfur Partial Write Issue on F2H ACE‑Lite I/F (256‑bit) with AXI Master of 128‑bit