Over voltage on IO FPGA pins lead bank voltage rise

Dear All, I used Arria V GX in my design, with a LDO to supply 3.3v to FPGA_IO bank VCCIOx. Due to some reasons, I connected 2 input IO pins with 5v level. At first, there is no error. But after ...