Forum Discussion

allenS1's avatar
allenS1
Icon for New Contributor rankNew Contributor
3 years ago
Solved

No .sof file generated for F-Tile Example Design

I am trying to generate and compile an example design using F-Tile Ethernet Hard IP. I generated the design (Single instance of IP core) and selected the Agilex I-Series SOC Dev Kit as the target dev...
paveetirrasrie_Altera's avatar
paveetirrasrie_Altera
Icon for Frequent Contributor rankFrequent Contributor
3 years ago

Hi Allen,


In case you're using the latest version of Quartus, the device that you're using is in Advance device support.

Compilation, simulation, and timing analysis support are provided for these devices. The compiler generates pinout information for these devices in this release, but does not generate programming files.


Kindly refer to below UG link, page 10 Table 5 Advance device support

https://www.intel.com/content/www/us/en/docs/programmable/683706/22-2/timing-model-power-model-and-device-status.html


Regards,

Pavee



  • allenS1's avatar
    allenS1
    Icon for New Contributor rankNew Contributor
    3 years ago

    Thanks Pavee,

    I am using the latest version of Quartus (22.3), and looking at the chart, the device I'm using (AGIB027R31B) is marked as preliminary, so it won't generate the programming file I guess. Is there a way around that? This is the device Quartus gives by default when you select Agilex I-Series SOC Dev Kit as the target device. And it includes the correct pinout as well. Would using a different version of Quartus fix the issue? Or maybe if I change the device number to its full number (AGIB027R31B1E2VR0) it will generate the .sof file, even though the prefix is the same. Any ideas on a fix for this short of using a new device?

    Best,

    Allen