Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Need a solution

hey ,

I'm working on an Altera DE2-70 project and i'm wondering if i could implement the CUPS in Altera
No RepliesBe the first to reply

Recent Discussions

  • akhilesh_sreedharan's avatar
    M9K utilization is different for the same RAM IP for two different projects.
    2 hours ago
    akhilesh_sreedharan
  • KafaiSrk's avatar
    AMD/ XQVC1902 Xilinx Versal AI Core Inventory Availability
    11 hours ago
    KafaiSrk
  • sbj's avatar
    Quartus and power domain
    1 day ago
    sbj
  • przemyslaw_pajak's avatar
    Mac internal loopback F-Tile, Quartus 25.2
    1 day ago
    przemyslaw_pajak
  • K_ED_RD1's avatar
    Agilex 5 LVDS reciver with custom pins
    1 day ago
    K_ED_RD1
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo