Forum Discussion

New Contributor

3 years ago

Necessity of pin OSC_CLK_1 in 1ST280EU2F50I2VG FPGA

Why exactly do we need OSC_CLK_1 pin in 1ST280EU2F50I2VG FPGA when we can use it from System Clock as well ? Which specific section/Tile does it take care of ?

RichardT_altera

Super Contributor

3 years ago

You may checkout the User Guide below:

https://www.intel.com/content/www/us/en/docs/programmable/683762/22-1/configuration-pin-differences-from-previous.html

Hope that explain your questions.

p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 9/10 survey.

Forum Discussion

Necessity of pin OSC_CLK_1 in 1ST280EU2F50I2VG FPGA

Recent Discussions

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information

Cyclone 10 LP's Extended Industrial parts